Principles of Verifiable RTL Design (häftad)
Format
Häftad (Paperback / softback)
Språk
Engelska
Antal sidor
253
Utgivningsdatum
2013-04-12
Upplaga
Softcover reprint of the original 1st ed. 2000
Förlag
Springer-Verlag New York Inc.
Medarbetare
Foster, Harry D.
Illustrationer
19 Illustrations, black and white; XVII, 253 p. 19 illus.
Antal komponenter
1
Komponenter
1 Paperback / softback
ISBN
9781475773132
Principles of Verifiable RTL Design (häftad)

Principles of Verifiable RTL Design

A functional coding style supporting verification processes in Verilog

Häftad Engelska, 2013-04-12
1529
Skickas inom 10-15 vardagar.
Fri frakt inom Sverige för privatpersoner.
Finns även som
Visa alla 4 format & utgåvor
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. This cooperation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labor costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process. The intended audience for Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog is engineers and students who need an introduction to various design verification processes and a supporting functional Verilog RTL coding style. A second intended audience is engineers who have been through introductory training in Verilog and now want to develop good RTL writing practices for verification. A third audience is Verilog language instructors who are using a general text on Verilog as the course textbook but want to enrich their lectures with an emphasis on verification. A fourth audience is engineers with substantial Verilog experience who want to improve their Verilog practice to work better with RTL Verilog verification tools. A fifth audience is design consultants searching for proven verification-centric methodologies. A sixth audience is EDA verification tool implementers who want some suggestions about a minimal Verilog verification subset. Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog is based on the reality that comes from actual large-scale product design process and tool experience.
Visa hela texten

Passar bra ihop

  1. Principles of Verifiable RTL Design
  2. +
  3. HDL with digital design (Bk/CD) H/C

De som köpt den här boken har ofta också köpt HDL with digital design (Bk/CD) H/C av Nazeih M Botros (mixed media product).

Köp båda 2 för 2678 kr

Kundrecensioner

Har du läst boken? Sätt ditt betyg »

Fler böcker av författarna

Bloggat om Principles of Verifiable RTL Design

Innehållsförteckning

Preface. 1. Introduction. 2. The Verification Process. 3. RTL Methodology Basics. 4. RTL Logic Simulation. 5. RTL Formal Verification. 6. Verifiable RTL Style. 7. The Bad Stuff. 8. Verifiable RTL Tutorial. 9. Principles of Verifiable RTL Design. Bibliography. A Comparing Verilog Construct Performance. B Quick Reference. Index.