High Performance Multi-Channel High-Speed I/O Circuits (häftad)
Fler böcker inom
Format
Häftad (Paperback / softback)
Språk
Engelska
Antal sidor
89
Utgivningsdatum
2016-08-23
Upplaga
Softcover reprint of the original 1st ed. 2014
Förlag
Springer-Verlag New York Inc.
Medarbetare
Harjani, Ramesh
Illustrationer
44 Illustrations, color; 20 Illustrations, black and white; X, 89 p. 64 illus., 44 illus. in color.
Dimensioner
234 x 156 x 5 mm
Vikt
150 g
Antal komponenter
1
Komponenter
1 Paperback / softback
ISBN
9781493954223

High Performance Multi-Channel High-Speed I/O Circuits

av Taehyoun Oh, Ramesh Harjani
Häftad,  Engelska, 2016-08-23
1505
Köp
Spara som favorit
  • Skickas från oss inom 7-10 vardagar.
  • Fri frakt över 249 kr för privatkunder i Sverige.
Finns även som
Visa alla 2 format & utgåvor
This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds. This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
Visa hela texten

Passar bra ihop

  1. High Performance Multi-Channel High-Speed I/O Circuits
  2. +
  3. The Anxious Generation

De som köpt den här boken har ofta också köpt The Anxious Generation av Jonathan Haidt (inbunden).

Köp båda 2 för 1794 kr

Kundrecensioner

Har du läst boken? Sätt ditt betyg »

Fler böcker av författarna

Taehyoun Oh, Ramesh Harjani

Innehållsförteckning

Introduction.- 2x6 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Scheme in 130 nm CMOS Process.- 4x12 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process.- Adaptive XTCR, AGC, and Adaptive DFE Loop.- Research Summary & Contributions.- References.- Appendix A: Noise Analysis.- Appendix B: Issues of Applying Consecutive 2x2 XTCR on Multi-Lane I/Os ( 4).- Appendix C: Transmitter-Side Discrete-Time FIR XTC Filter versus Receiver-Side Analog-IIR XTC Filter.- Appendix D: Line Mismatch Sensitivity.- Appendix E: Input Matching for 4x4 XTCR Receiver Test Bench.- Appendix F: Bandwidth Improvement by Technology Scaling.

Du kanske gillar