Performance and Analysis of Task Out-of-Order Execution in MPSoCs (häftad)
Fler böcker inom
Format
Häftad (Paperback / softback)
Språk
Engelska
Antal sidor
76
Utgivningsdatum
2016-01-15
Förlag
LAP Lambert Academic Publishing
Medarbetare
Kumar P Ganesh
Illustrationer
black & white illustrations
Dimensioner
229 x 152 x 5 mm
Vikt
123 g
Antal komponenter
1
Komponenter
Paperback
ISBN
9783659827594

Performance and Analysis of Task Out-of-Order Execution in MPSoCs

Research Perspective

Häftad,  Engelska, 2016-01-15
508
  • Skickas från oss inom 7-10 vardagar.
  • Fri frakt över 249 kr för privatkunder i Sverige.
The inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, and illustrate the whole communication exploration process step by step. From experimental results, it show that compared with the cycle accurate simulation, the inter subsystem communication can be well optimized and evaluated at higher abstraction levels. In this project, a solution for a classification problem that is used for optimized packet assignment to different data paths within a network processor System-on-Chip (SoC). Based on a specification of the usage case for our classifier it derive Heterogeneous Decision Graph Algorithm (HDGA), a heuristic approach to construct a decision tree classifier that integrates external lookup results for certain types of rules. Evaluated various parameters for optimizing the proposed decision tree and present simulation results to show the scalability of HDGA for typical problem sizes. This project is concluded with the results of an implementation on our FPGA Platform.
Visa hela texten

Passar bra ihop

  1. Performance and Analysis of Task Out-of-Order Execution in MPSoCs
  2. +
  3. Co-Intelligence

De som köpt den här boken har ofta också köpt Co-Intelligence av Ethan Mollick (häftad).

Köp båda 2 för 736 kr

Kundrecensioner

Har du läst boken? Sätt ditt betyg »

Fler böcker av författarna

  • Performance Evaluation of 3D SRAM Architecture using Coaxial TSV

    Prasath R Arun, Divya S L

    3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory ...

  • Three-Tier Security Scheme for Wireless Sensor Networks

    Maheswari P Uma, Kumar P Ganesh

    This article describes a three-tier general framework that permits the use of any pairwise key predistribution scheme as its basic component. The new framework requires two separate key pools, one for the mobile sink to access the network, and one...