Hironori Kasahara - Böcker
Visar alla böcker från författaren Hironori Kasahara. Handla med fri frakt och snabb leverans.
4 produkter
4 produkter
1 062 kr
Skickas inom 10-15 vardagar
To satisfy the higher requirements of digitally converged embedded systems, this book describes heterogeneous multicore technology that uses various kinds of low-power embedded processor cores on a single chip. With this technology, heterogeneous parallelism can be implemented on an SoC, and greater flexibility and superior performance per watt can then be achieved. This book defines the heterogeneous multicore architecture and explains in detail several embedded processor cores including CPU cores and special-purpose processor cores that achieve highly arithmetic-level parallelism. The authors developed three multicore chips (called RP-1, RP-2, and RP-X) according to the defined architecture with the introduced processor cores. The chip implementations, software environments, and applications running on the chips are also explained in the book.Provides readers an overview and practical discussion of heterogeneous multicore technologies from both a hardware and softwarepoint of view;Discusses a new, high-performance and energy efficient approach to designing SoCs for digitally converged, embedded systems;Covers hardware issues such as architecture and chip implementation, as well as software issues such as compilers, operating systems, and application programs;Describes three chips developed according to the defined heterogeneous multicore architecture, including chip implementations, software environments, and working applications.
1 190 kr
Skickas inom 10-15 vardagar
To satisfy the higher requirements of digitally converged embedded systems, this book describes heterogeneous multicore technology that uses various kinds of low-power embedded processor cores on a single chip. With this technology, heterogeneous parallelism can be implemented on an SoC, and greater flexibility and superior performance per watt can then be achieved. This book defines the heterogeneous multicore architecture and explains in detail several embedded processor cores including CPU cores and special-purpose processor cores that achieve highly arithmetic-level parallelism. The authors developed three multicore chips (called RP-1, RP-2, and RP-X) according to the defined architecture with the introduced processor cores. The chip implementations, software environments, and applications running on the chips are also explained in the book.Provides readers an overview and practical discussion of heterogeneous multicore technologies from both a hardware and softwarepoint of view;Discusses a new, high-performance and energy efficient approach to designing SoCs for digitally converged, embedded systems;Covers hardware issues such as architecture and chip implementation, as well as software issues such as compilers, operating systems, and application programs;Describes three chips developed according to the defined heterogeneous multicore architecture, including chip implementations, software environments, and working applications.
Del 11276 - Lecture Notes in Computer Science
Network and Parallel Computing
15th IFIP WG 10.3 International Conference, NPC 2018, Muroran, Japan, November 29 – December 1, 2018, Proceedings
Häftad, Engelska, 2018
550 kr
Skickas inom 10-15 vardagar
This book constitutes the proceedings of the 15th IFIP International Conference on Network and Parallel Computing, NPC 2018, held in Muroran, Japan, in November/December 2018. The 22 full and 12 short papers presented in this volume were carefully reviewed and selected from 72 submissions. The papers cover traditional areas of network and parallel computing, including parallel applications, distributed algorithms, parallel architectures, software environments, and distributed tools.
Languages and Compilers for Parallel Computing
25th International Workshops, LCPC 2012, Tokyo, Japan, September 11-13,2012, Revised Selected Papers
Häftad, Engelska, 2013
507 kr
Skickas inom 10-15 vardagar
This book constitutes the thoroughly refereed post-conference proceedings of the 25th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2012, held in Tokyo, Japan, in September 2012.The 16 revised full papers, 5 poster papers presented with 1 invited talk were carefully reviewed and selected from 39 submissions. The focus of the papers is on following topics: compiling for parallelism, automatic parallelization, optimization of parallel programs, formal analysis and verification of parallel programs, parallel runtime systems, task-parallel libraries, parallel application frameworks, performance analysis tools, debugging tools for parallel programs, parallel algorithms and applications.