Martin Gall – författare

Learn to assess electromigration reliability and design more resilient chips in this comprehensive and practical resource. Beginning with fundamental physics and building to advanced methodologies, this book enables the reader to develop highly reliable on-chip wiring stacks and power grids. Through a detailed review on the role of microstructure, interfaces and processing on electromigration reliability, as well as characterisation, testing and analysis, the book follows the development of on-chip interconnects from microscale to nanoscale. Practical modeling methodologies for statistical analysis, from simple 1D approximation to complex 3D description, can be used for step-by-step development of reliable on-chip wiring stacks and industrial-grade power/ground grids. This is an ideal resource for materials scientists and reliability and chip design engineers.

Enabled by the development and introduction of new materials, the semiconductor industry continues to follow Moore's law into 32nm and 22nm technologies. Advanced interconnect structures require the use of porous dielectrics with further reduced k-values and even weaker mechanical properties, as well as much thinner metallization liners. In addition, the increasing resistivity of Cu at decreasing dimensions must be addressed in order to maintain the performance of continuously shrinking devices. To deal with these issues, and to maintain the reliability of the interconnects, innovations in materials, processes and architectures are needed. This book brings together researchers from around the world to exchange the latest advances in materials, processes, integration and reliability in advanced interconnects and packaging, and to discuss interconnects for emerging technologies. Papers from a joint session with Symposium F, Packaging, Chip-Package Interactions and Solder Materials Challenges, are also included and focus on 3D chip stacking and molecular electronics.