ASIC Low Power Primer (häftad)
Fler böcker inom
Format
Previously published in hardcover
Språk
Engelska
Antal sidor
218
Utgivningsdatum
2015-01-28
Förlag
Springer-Verlag New York Inc.
Dimensioner
234 x 156 x 12 mm
Vikt
331 g
ISBN
9781489991508

ASIC Low Power Primer

Analysis, Techniques and Specification

av Rakesh Chadha, J Bhasker
Previously published in hardcover,  Engelska, 2015-01-28
1034
Köp
Spara som favorit
  • Skickas från oss inom 7-10 vardagar.
  • Fri frakt över 249 kr för privatkunder i Sverige.
Finns även som
This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.

Passar bra ihop

  1. ASIC Low Power Primer
  2. +
  3. Careless People

De som köpt den här boken har ofta också köpt Careless People av Sarah Wynn-Williams (häftad).

Köp båda 2 för 1240 kr

Kundrecensioner

Sätt ditt betyg »

Fler böcker av författarna

Rakesh Chadha, J Bhasker

Övrig information

J. Bhasker is a well-known expert in the area of hardware description languages and RTL synthesis. He has been chair of two working groups: the IEEE 1076.6 VHDL Synthesis and the IEEE 1364.1 Verilog Synthesis and was awarded the IEEE Computer Society Outstanding Contribution Award in 2005. He is an architect at eSilicon Corporation responsible for the timing of many complex designs. Rakesh Chadha is a CAE and Design Professional with over 25 years experience, including 18 years in project leadership and technical management.¿ He was responsible for the timing and signal integrity for the Sematech project on Chip Parasitic Extraction and Signal Integrity Verification. He is Director of Design Technology at eSilicon Corporation and is responsible for complex SOC design methodology.

Du kanske gillar