Sandeep Kumar Goel is a Senior Manager (DFT/3D-Test) with Taiwan Semiconductor Manufacturing Company (TSMC), San Jose, CA. He received his Ph.D. degree from the University of Twente, The Netherlands. Prior to TSMC, he was in various research and management positions with LSI Corporation CA, Magma Design Automation, CA, and Philips Research, The Netherlands. He has co-authored two books, three book chapters, and published over 80 papers in journals and conference/workshop proceedings. He has delivered several invited talks and has been panelist at several conferences. He holds 15 U.S. and 5 European patents and has over 30 other patents pending. His current research interests include all topics in the domain of testing, diagnosis and failure analysis of 2D/3D chips. Dr. Goel was a recipient of the Most Significant Paper Award at the IEEE International Test Conference in 2010. He serves on various conference committees including DATE, ETS, ITC, DATA, and 3DTest. He was the General Chair of 3D Workshop at DATE 2012. He is a senior member of the IEEE.Krishnendu Chakrabarty received the B. Tech. degree from the Indian Institute of Technology, Kharagpur, in 1990, as well as M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1992 and 1995, respectively. He is now Professor of Electrical and Computer Engineering at Duke University. He is also a Chair Professor of Software Theory in the School of Software, Tsinghua University, Beijing, China. Dr. Chakrabarty is a recipient of the National Science Foundation Early Faculty (CAREER) award, the Office of Naval Research Young Investigator award, the Humboldt Research Fellowship, and several best papers awards at IEEE conferences.

• Fundamentals of Small-Delay Defect Testing. Timing-Aware ATPG: K Longest Paths. Timing-Aware ATPG. Faster-than-At-Speed: Faster-than-at-Speed Test for Screening Small-Delay Defects. Circuit Path Grading Considering Layout, Process Variations, and Cross Talk. Alternative Methods: Output Deviations-Based SDD Testing. Hybrid/Top-off Test Pattern Generation Schemes for Small-Delay Defects. Circuit Topology-Based Test Pattern Generation for Small-Delay Defects. SDD Metrics: Small-Delay Defect Coverage Metrics. Conclusion. References.

Sandeep Kumar Goel is a Senior Manager (DFT/3D-Test) with Taiwan Semiconductor Manufacturing Company (TSMC), San Jose, CA. He received his Ph.D. degree from the University of Twente, The Netherlands. Prior to TSMC, he was in various research and management positions with LSI Corporation CA, Magma Design Automation, CA, and Philips Research, The Netherlands. He has co-authored two books, three book chapters, and published over 80 papers in journals and conference/workshop proceedings. He has delivered several invited talks and has been panelist at several conferences. He holds 15 U.S. and 5 European patents and has over 30 other patents pending. His current research interests include all topics in the domain of testing, diagnosis and failure analysis of 2D/3D chips. Dr. Goel was a recipient of the Most Significant Paper Award at the IEEE International Test Conference in 2010. He serves on various conference committees including DATE, ETS, ITC, DATA, and 3DTest. He was the General Chair of 3D Workshop at DATE 2012. He is a senior member of the IEEE.Krishnendu Chakrabarty received the B. Tech. degree from the Indian Institute of Technology, Kharagpur, in 1990, as well as M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1992 and 1995, respectively. He is now Professor of Electrical and Computer Engineering at Duke University. He is also a Chair Professor of Software Theory in the School of Software, Tsinghua University, Beijing, China. Dr. Chakrabarty is a recipient of the National Science Foundation Early Faculty (CAREER) award, the Office of Naval Research Young Investigator award, the Humboldt Research Fellowship, and several best papers awards at IEEE conferences.

• Fundamentals of Small-Delay Defect Testing. Timing-Aware ATPG: K Longest Paths. Timing-Aware ATPG. Faster-than-At-Speed: Faster-than-at-Speed Test for Screening Small-Delay Defects. Circuit Path Grading Considering Layout, Process Variations, and Cross Talk. Alternative Methods: Output Deviations-Based SDD Testing. Hybrid/Top-off Test Pattern Generation Schemes for Small-Delay Defects. Circuit Topology-Based Test Pattern Generation for Small-Delay Defects. SDD Metrics: Small-Delay Defect Coverage Metrics. Conclusion. References.

Sandeep Kumar Goel is a Senior Manager (DFT/3D-Test) with Taiwan Semiconductor Manufacturing Company (TSMC), San Jose, CA. He received his Ph.D. degree from the University of Twente, The Netherlands. Prior to TSMC, he was in various research and management positions with LSI Corporation CA, Magma Design Automation, CA, and Philips Research, The Netherlands. He has co-authored two books, three book chapters, and published over 80 papers in journals and conference/workshop proceedings. He has delivered several invited talks and has been panelist at several conferences. He holds 15 U.S. and 5 European patents and has over 30 other patents pending. His current research interests include all topics in the domain of testing, diagnosis and failure analysis of 2D/3D chips. Dr. Goel was a recipient of the Most Significant Paper Award at the IEEE International Test Conference in 2010. He serves on various conference committees including DATE, ETS, ITC, DATA, and 3DTest. He was the General Chair of 3D Workshop at DATE 2012. He is a senior member of the IEEE.Krishnendu Chakrabarty received the B. Tech. degree from the Indian Institute of Technology, Kharagpur, in 1990, as well as M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1992 and 1995, respectively. He is now Professor of Electrical and Computer Engineering at Duke University. He is also a Chair Professor of Software Theory in the School of Software, Tsinghua University, Beijing, China. Dr. Chakrabarty is a recipient of the National Science Foundation Early Faculty (CAREER) award, the Office of Naval Research Young Investigator award, the Humboldt Research Fellowship, and several best papers awards at IEEE conferences.

• Fundamentals of Small-Delay Defect Testing. Timing-Aware ATPG: K Longest Paths. Timing-Aware ATPG. Faster-than-At-Speed: Faster-than-at-Speed Test for Screening Small-Delay Defects. Circuit Path Grading Considering Layout, Process Variations, and Cross Talk. Alternative Methods: Output Deviations-Based SDD Testing. Hybrid/Top-off Test Pattern Generation Schemes for Small-Delay Defects. Circuit Topology-Based Test Pattern Generation for Small-Delay Defects. SDD Metrics: Small-Delay Defect Coverage Metrics. Conclusion. References.