Inbunden, Engelska, 2006
Roadmap for Formal Property Verification
1079 kr
Beställningsvara. Skickas inom 10-15 vardagar. Fri frakt över 249 kr.
Beskrivning
Produktinformation
- Utgivningsdatum: 2006-07-05
- Mått: 155 x 235 x 17 mm
- Vikt: 621 g
- Format: Inbunden
- Språk: Engelska
- Antal sidor: 252
- Upplaga: 2006
- Förlag: Springer-Verlag New York Inc.
- ISBN: 9781402047572
Utforska kategorier
Mer om författaren
The author leads the Formal Verification Group at the Indian Institute of Technology, Kharagpur (http://www.facweb.iitkgp.ernet.in/~pallab/forverif.html). He has collaborations with leading companies, including Intel, Sun Microsystems, Synopsys, Texas Instruments, National Semiconductors, General Motors, Interra Systems and Virtio Corp, on developing formal methods for design verification. The author is a senior member of IEEE.
Recensioner i media
"This book is a "must-read" for anyone who needs a broad and deep understanding of assertion-based verification technology and methodology. It gives an in-depth overview of the logic behind, and algorithms for, reasoning about design behavior using assertions. The book also presents advanced methods for checking consistency and coverage of an assertion-based specification, for maintaining completeness of a specification as it is refined, and for leveraging assertions for automatic test generation in constrained random simulation. Detailing both established practice and recent developments, "A Roadmap for Formal Property Verification" is a valuable reference for insight into both the present and the future of assertion-based verification." (Erich Marschner, Senior Architect, Systems and Functional Verification, Cadence Design Systems, and Co-Chair, Accellera Formal Verification Technical Committee (FVTC)
Betyg & recensioner
0 recensioner
Inga recensioner tillgängliga.