Error Correction Codes for Non-Volatile Memories

Rino Micheloni received the Laurea degree (cum laude) in nuclear engineering from the Politecnico of Milan in 1994. From 1995 to 2006 he was with STMicroelectronics where he led the design activities on NOR and NAND Multilevel Flash memories. Currently, he is Senior Principal Engineer for Flash Design at Qimonda. In 2003 he was Co-Guest Editor for the Special Issue of the Proceedings of the IEEE on Flash Memories . Mr. Micheloni has been involved with the following book projects: "VLSI-Design of Non-Volatile Memories, Springer-Verlag, 2005; Chapter 6 in "Floating Gate Devices: Operation and Compact Modeling, Kluwer Academic Publishers, 2004; Chapter 5 in "Flash Memories, Kluwer Academic Publishers, 1999. Mr. Micheloni is a Senior IEEE member and has authored more than 100 patents issued in Europe, Japan and USA. Ravasio Roberto was born in Carvico (BG) in 1966. He graduated at the Politecnico of Milan in 1996. From 1996 to 2000 he worked for Italtel-Siemens as a designer of radio mobile systems. From 2000 to 2006 he was at STMicroelectronics and since 2007 he is working for Qimonda. He has developed NOR and NAND multilevel Flash memories with embedded Hamming and BCH ECC. He is author of several patents and papers. Marelli Alessia was born in Bergamo in 1980. She took her degree in Mathematic Science at UniversitaaaC--(t) degli Studi di Milano aaC--" Bicocca with a thesis concerning error correction codes applied to Flash Memories. The thesis work was accompanied with a stage at STMicroelectronics in Agrate Brianza. From 2003 to 2007 she worked at STMicroelectronics taking care of ECC applied to memories and of digital design of Multilevel NAND. From 2007 she works at Qimonda as a digital designer. She is co-author of some patents regarding error correction codes.

• Basic coding theory.- Error Correction Codes.- NOR Flash memories.- NAND Flash memories.- Reliability of floating gate memories.- Hardware implementation of Galois field operators.- Hamming code for Flash memories.- Cyclic codes for non volatile storage.- BCH hardware implementation in NAND Flash memories.- Erasure technique.