Francky Catthoor – författare
Visar alla böcker från författaren Francky Catthoor. Handla med fri frakt och snabb leverans.
37 produkter
37 produkter
1 657 kr
Skickas inom 10-15 vardagar
This volume gives an overview of the state-of-the-art in system-level data access and storage management for embedded programmable processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are data-dominated in the sense that their cost related aspects, namely power consumption and footprint are heavily influenced (if not dominated) by the data access and storage aspects. The material is mainly based on research at IMEC in this area in the period 1996-2001. In order to deal with the stringent timing requirements and the data dominated characteristics of this domain, we have adopted a target architecture style that is compatible with modern embedded processors, and we have developed a systematic step-wise methodology to make the exploration and optimization of such applications feasible in a source-to-source precompilation approach.
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Inbunden, Engelska, 1999
1 657 kr
Skickas inom 10-15 vardagar
The combination of VLSI process technology and real-time digital signal processing (DSP) has brought a break-through in information technology. This rapid technical revolution allows the integration of ever more complex systems on a single chip. However, these technology and integration advances have not been matched by an increase in design productivity, causing technology to leapfrog the design of integrated circuits (ICs). The success of these emerging "systems-on-a-chip" (SOC) can only be guaranteed by a systematic and formal design methodology, possibly automated in computer-aided design (CAD) tools, and effective re-use of existing intellectual property (IP). In this book, a contribution is made to the modelling, timing verification and analysis, and the automatic synthesis of integrated real-time DSP systems. This text gives a comprehensive overview of existing techniques. The emphasis throughout is on the support and guaranteeing of the real-time aspect and constraints of these systems, which avoids time consuming design iterations and safeguards the ever shrinking time-to-market.The proposed "Multi-Thread Graph" (MTG) system model features two-layers, unifying a (timed) Petri net and a control-data flow graph. Its unique interface between both models offers the best of two worlds and introduces an extra abstraction level hiding the operation-level details which are unnecessary during global system exploration. The formulated timing analysis and verification approach supports the calculation of temporal separation between different MTG entities as well as realistic performance metrics for highly concurrent systems. The synthesis methodology focuses on managing the task-level concurrency (i.e. task scheduling), as part of a proposed overall system design meta flow. It emphasizes performance and timing aspects ("timeliness"), while minimizing processor cost overhead as driven by high-level cost estimators. The approach is new in the abstraction level it employs, and in its optimal hybrid dynamic/static scheduling policy which, driven by coestimators, selects the scheduling policy for each behaviour. At the low-level, RTOS synthesis generates an application-specific scheduler for the software component.The proposed synthesis methodology (at the task-level) is asserted to yield most optimal results when employed before the hardware/software partition is made. At this level, the distinction between these two is minimal, such that all steps in the design trajectory can be shared, thereby reducing the system cost significantly and allowing tighter satisfaction of timing/performance constraints.
1 609 kr
Skickas inom 10-15 vardagar
This work brings together several low-power oriented design flows which are being developed in several European research groups into a more abstract but unifying design flow oriented to data-dominated multi-media and telecom applications. From this unified flow, a particular design flow can then still be instantiated for a given application in the target domain by leaving out the non-required stages/steps and by selecting the appropriate technique for all remaining (sub)steps. This material can be of use in many different contexts, especially in introducing a more systematic and overall design flow, at higher abstraction levels than what is commercially supported. This book should be of interest in academia; not for detailed descriptions of the research results - these have been published elsewhere as indicated in the extensive bibliographies of the chapters - but for the overview of the field and a view on the many important but less widely known issues which must be addressed to arrive at industrially relevant results.This book should also be of interest to senior design engineers and CAD managers in industry, who wish either to anticipate the evolution of commercially available low power design methodologies tools over the next few years, or to make use of the concepts in their own research and development.
Custom Memory Management Methodology
Exploration of Memory Organisation for Embedded Multimedia System Design
Inbunden, Engelska, 1998
1 609 kr
Skickas inom 10-15 vardagar
This text offers the reader an overview of system-level memory management (data transfer and storage), related issues for complex data-dominated real-time signal and data processing applications. The authors introduce their own system-level data transfer and storage exploration methodology for data-dominated video applications. This methodology tackles the power and area reduction cost components in the architecture for this target domain, namely the system-level busses and the background memories. For the most critical tasks in the methodology, prototype tools have been developed to reduce the design time. The approach is also heavily application-driven which is illustrated by several realistic demonstrators, partly used as red-thread examples in the book. The general applicability and effectiveness has been substantiated for several industrial data-dominated applications, including H263 video conferencing decoding and medical computer tomography (CT) back projection.
2 143 kr
Skickas inom 10-15 vardagar
Due to the progress in VLSI technology, integrated circuit chips are now available that allow video/image signal processing to be performed with a single VLSI chip or small sets of VLSI chips. Recent standardization on bandwidth compression schemes for still images (JPEG) and motion pictures (H.261, R723, MPEG) also encourage the development of VLSI video/image processors for cost-effective solutions. Recent trends suggest that the standardization on HDTB bandwidth compression for broadcasting and storage purposes is imminent. In terms of device technology, however, the progress achieved in increasing speed is not as high as that achieved by integration. The development of high speed systems is due to architectural effort, rather than device technology. This is why high speed architectures, such as those for special wired logic realization and for multi-processors are of great interest to VLSI system designers. This book is an edited volume of original research comprising invited contributions by leading researchers.
1 609 kr
Skickas inom 10-15 vardagar
This work describes the state of the art of architectural synthesis for complex real-time processing. In order to deal with the stringent timing requirements and the intricacies of complex real-time signal and data processing, target architecture styles and target application domains have been adopted to make the synthesis approach feasible. These approaches are also heavily application-driven, which is illustrated by many realistic demonstrations, used as examples in the book. The focus is on domains where application-specific solutions are attractive, such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar. The book should be of interest to academics, senior design engineers and CAD managers in industry. It provides an overview of what capabilities to expect from future practical design tools, and includes an extensive bibliography.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
Inbunden, Engelska, 1996
1 609 kr
Skickas inom 10-15 vardagar
This work shows how to use high-level synthesis techniques to cope with the stringent timing requirements of complex high-throughput real-time signal and data processing. It describes the state-of-the-art in architectural synthesis for complex high-throughput real-time processing. The synthesis approach used in this book targets an architecture style or an application domain. This approach is thus heavily application-driven and this is illustrated in the book by several realistic demonstration examples used throughout. The author focuses on domains where application-specific high-speed solutions are attractive such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar, etc. Moreover, it addresses mainly the steps above the traditional scheduling and allocation tasks which focus on scalar operations and data.
Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms
Inbunden, Engelska, 2007
1 075 kr
Skickas inom 10-15 vardagar
The main intention of this book is to give an impression of the state of the art in energy-aware task-scheduling-related issues for very dynamic emb- ded real-time processing applications. The material is based on research at IMEC in this area in the period 1999–2006, with a very extensive state-- the-art overview. It can be viewed as a follow-up of the earlier “Modeling, veri?cation and exploration of task-level concurrency in real-time embedded systems” book [234] that was published in 1999 based on the task-level m- eling work at IMEC. In order to deal with the stringent timing requirements, the cost-sensitivity and the dynamic characteristics of our target domain, we have again adopted a target architecture style (i. e. , heterogeneous mul- processor) and a systematic methodology to make the exploration and op- mization of such systems feasible. But this time our focus is mainly on p- viding practical work ?ow out of the (abstract) general ?ow from previous book and also the relevant scheduling techniques for each step of this ?ow. Our approach is very heavily application-driven which is illustrated by several realistic demonstrators. Moreover, the book addresses only the steps above the traditional real-time operating systems (RTOS), which are mainly focused on correct solutions for dispatching tasks. Our methodology is nearly fully independent of the implementations in the RTOS so it is va- able for the realization on those existing embedded systems where legacy applications and underlying RTOS have been developed.
1 609 kr
Skickas inom 10-15 vardagar
Data Access and Storage Management for Embedded Programmable Processors gives an overview of the state-of-the-art in system-level data access and storage management for embedded programmable processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are data-dominated in the sense that their cost related aspects, namely power consumption and footprint are heavily influenced (if not dominated) by the data access and storage aspects. The material is mainly based on research at IMEC in this area in the period 1996-2001. In order to deal with the stringent timing requirements and the data dominated characteristics of this domain, we have adopted a target architecture style that is compatible with modern embedded processors, and we have developed a systematic step-wise methodology to make the exploration and optimization of such applications feasible in a source-to-source precompilation approach.
1 657 kr
Skickas inom 10-15 vardagar
Unified Low-Power Design Flow for Data-Dominated Multi-media and Telecom Applications brings together several low-power oriented design flows which are being developed in several European research groups into a more abstract but unifying design flow oriented to data-dominated multi-media and telecom applications. From this unified flow, a particular design flow can then still be instantiated for a given application in the target domain by leaving out the non-required stages/steps and by selecting the appropriate technique for all remaining (sub)steps. This material can be of use in many different contexts, especially in introducing a more systematic and overall design flow, at higher abstraction levels than what is currently commercially supported. This book will be of interest in academia; not for detailed descriptions of the research results - these have been published elsewhere as indicated in the extensive bibliographies of the chapters - but for the overview of the field and a view on the many important but less widely known issues which must be addressed to arrive at industrially relevant results.This book will also be of interest to senior design engineers and CAD managers in industry, who wish either to anticipate the evolution of commercially available low power design methodologies tools over the next few years, or to make use of the concepts in their own research and development.
Custom Memory Management Methodology
Exploration of Memory Organisation for Embedded Multimedia System Design
Häftad, Engelska, 2010
1 609 kr
Skickas inom 10-15 vardagar
This book grants the reader a comprehensive overview of the state-of-the-art in system-level memory management (data transfer and storage) related issues for complex data-dominated real-time signal and data processing applications. The authors introduce their own system-level data transfer and storage exploration methodology for data-dominated video applications. This methodology tackles the power and area reduction cost components in the architecture for this target domain, namely the system-level busses and the background memories. For the most critical tasks in the methodology, prototype tools have been developed to reduce the design time. The approach is also very heavily application-driven which is illustrated by several realistic demonstrators, partly used as red-thread examples in the book. The quite general applicability and effectiveness has been substantiated for several industrial data-dominated applications, including H.263 video conferencing decoding and medical computer tomography (CT) back projection.To the researcher the book will serve as an excellent reference source, both for the overall description of the methodology and for the detailed descriptions of the system-level methodologies and synthesis techniques and algorithms. To the design engineers and CAD managers it offers an invaluable insight into the anticipated evolution of commercially available design tools as well as allowing them to utilize the book's concepts in their own research and development.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
Häftad, Engelska, 2012
1 609 kr
Skickas inom 10-15 vardagar
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications is the first book to show how to use high-level synthesis techniques to cope with the stringent timing requirements of complex high-throughput real-time signal and data processing. The book describes the state-of-the-art in architectural synthesis for complex high-throughput real-time processing. Unlike many other, the Synthesis approach used in this book targets an architecture style or an application domain. This approach is thus heavily application-driven and this is illustrated in the book by several realistic demonstration examples used throughout. Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications focuses on domains where application-specific high-speed solutions are attractive such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar, etc. Moreover, it addresses mainly the steps above the traditional scheduling and allocation tasks which focus on scalar operations and data. Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications is of interest to researchers, senior design engineers and CAD managers both in academia and industry. It provides an excellent overview of what capabilities to expect from future practical design tools and includes an extensive bibliography.
1 609 kr
Skickas inom 10-15 vardagar
Application-Driven Architecture Synthesis describes the state of the art of architectural synthesis for complex real-time processing.In order to deal with the stringent timing requirements and the intricacies of complex real-time signal and data processing, target architecture styles and target application domains have been adopted to make the synthesis approach feasible. These approaches are also heavily application-driven, which is illustrated by many realistic demonstrations, used as examples in the book.The focus is on domains where application-specific solutions are attractive, such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar.Application-Driven Architecture Synthesis is of interest to both academics and senior design engineers and CAD managers in industry. It provides an excellent overview of what capabilities to expect from future practical design tools, and includes an extensive bibliography.
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Häftad, Engelska, 2012
1 609 kr
Skickas inom 10-15 vardagar
system is a complex object containing a significant percentage of elec A tronics that interacts with the Real World (physical environments, humans, etc. ) through sensing and actuating devices. A system is heterogeneous, i. e. , is characterized by the co-existence of a large number of components of disparate type and function (for example, programmable components such as micro processors and Digital Signal Processors (DSPs), analog components such as AID and D/A converters, sensors, transmitters and receivers). Any approach to system design today must include software concerns to be viable. In fact, it is now common knowledge that more than 70% of the development cost for complex systems such as automotive electronics and communication systems are due to software development. In addition, this percentage is increasing constantly. It has been my take for years that the so-called hardware-software co-design problem is formulated at a too low level to yield significant results in shorten ing design time to the point needed for next generation electronic devices and systems. The level of abstraction has to be raised to the Architecture-Function co-design problem, where Function refers to the operations that the system is supposed to carry out and Architecture is the set of supporting components for that functionality. The supporting components as we said above are heteroge neous and contain almost always programmable components.
SRAM Design for Wireless Sensor Networks
Energy Efficient and Variability Resilient Techniques
Inbunden, Engelska, 2012
1 075 kr
Skickas inom 10-15 vardagar
This book features various, ultra low energy, variability resilient SRAM circuit design techniques for wireless sensor network applications. Conventional SRAM design targets area efficiency and high performance at the increased cost of energy consumption, making it unsuitable for computation-intensive sensor node applications. This book, therefore, guides the reader through different techniques at the circuit level for reducing energy consumption and increasing the variability resilience. It includes a detailed review of the most efficient circuit design techniques and trade-offs, introduces new memory architecture techniques, sense amplifier circuits and voltage optimization methods for reducing the impact of variability for the advanced technology nodes.
Energy-Efficient Communication Processors
Design and Implementation for Emerging Wireless Systems
Inbunden, Engelska, 2013
1 609 kr
Skickas inom 10-15 vardagar
This book describes a new design approach for energy-efficient, Domain-Specific Instruction set Processor (DSIP) architectures for the wireless baseband domain. The innovative techniques presented enable co-design of algorithms, architectures and technology, for efficient implementation of the most advanced technologies. To demonstrate the feasibility of the author’s design approach, case studies are included for crucial functionality of advanced wireless systems with increased computational performance, flexibility and reusability. Designers using this approach will benefit from reduced development/product costs and greater scalability to future process technology nodes.
Custom Memory Management Methodology : Exploration of Memory Organisation for Embedded Multimedia System Design
Engelska, 2012
631 kr
Skickas inom 5-8 vardagar
631 kr
Skickas inom 5-8 vardagar
SRAM Design for Wireless Sensor Networks
Energy Efficient and Variability Resilient Techniques
Häftad, Engelska, 2014
1 075 kr
Skickas inom 10-15 vardagar
This book features various, ultra low energy, variability resilient SRAM circuit design techniques for wireless sensor network applications. Conventional SRAM design targets area efficiency and high performance at the increased cost of energy consumption, making it unsuitable for computation-intensive sensor node applications. This book, therefore, guides the reader through different techniques at the circuit level for reducing energy consumption and increasing the variability resilience. It includes a detailed review of the most efficient circuit design techniques and trade-offs, introduces new memory architecture techniques, sense amplifier circuits and voltage optimization methods for reducing the impact of variability for the advanced technology nodes.
Energy-Efficient Communication Processors
Design and Implementation for Emerging Wireless Systems
Häftad, Engelska, 2015
1 609 kr
Skickas inom 10-15 vardagar
This book describes a new design approach for energy-efficient, Domain-Specific Instruction set Processor (DSIP) architectures for the wireless baseband domain. The innovative techniques presented enable co-design of algorithms, architectures and technology, for efficient implementation of the most advanced technologies. To demonstrate the feasibility of the author’s design approach, case studies are included for crucial functionality of advanced wireless systems with increased computational performance, flexibility and reusability. Designers using this approach will benefit from reduced development/product costs and greater scalability to future process technology nodes.
1 609 kr
Skickas inom 10-15 vardagar
This book introduces a generic and systematic design-time/run-time methodology for handling the dynamic nature of modern embedded systems, without adding large safety margins in the design. The techniques introduced can be utilized on top of most existing static mapping methodologies to deal effectively with dynamism and to increase drastically their efficiency. This methodology is based on the concept of system scenarios, which group system behaviors that are similar from a multi-dimensional cost perspective, such as resource requirements, delay, and energy consumption. Readers will be enabled to design systems capable to adapt to current inputs, improving system quality and/or reducing cost, possibly learning on-the-fly during execution.Provides an effective solution to deal with dynamic system designIncludes a broad survey of the state-of-the-art approaches in this domainEnables readers to design for substantial cost improvements (e.g. energy reductions), by exploiting system scenariosDemonstrates how the methodology has been applied effectively on various, real design problems in the embedded system context
1 401 kr
Skickas inom 5-8 vardagar
This book introduces a generic and systematic design-time/run-time methodology for handling the dynamic nature of modern embedded systems, without adding large safety margins in the design. The techniques introduced can be utilized on top of most existing static mapping methodologies to deal effectively with dynamism and to increase drastically their efficiency. This methodology is based on the concept of system scenarios, which group system behaviors that are similar from a multi-dimensional cost perspective, such as resource requirements, delay, and energy consumption. Readers will be enabled to design systems capable to adapt to current inputs, improving system quality and/or reducing cost, possibly learning on-the-fly during execution.Provides an effective solution to deal with dynamic system designIncludes a broad survey of the state-of-the-art approaches in this domainEnables readers to design for substantial cost improvements (e.g. energy reductions), by exploiting system scenariosDemonstrates how the methodology has been applied effectively on various, real design problems in the embedded system context
Heterogeneous Memory Organizations in Embedded Systems
Placement of Dynamic Data Objects
Inbunden, Engelska, 2020
541 kr
Skickas inom 10-15 vardagar
This book defines and explores the problem of placing the instances of dynamic data types on the components of the heterogeneous memory organization of an embedded system, with the final goal of reducing energy consumption and improving performance.
Heterogeneous Memory Organizations in Embedded Systems
Placement of Dynamic Data Objects
Häftad, Engelska, 2021
541 kr
Skickas inom 10-15 vardagar
This book defines and explores the problem of placing the instances of dynamic data types on the components of the heterogeneous memory organization of an embedded system, with the final goal of reducing energy consumption and improving performance.
Neuromorphic Solutions for Sensor Fusion and Continual Learning Systems
Applications in Drone Navigation and Radar Sensing
Inbunden, Engelska, 2024
1 182 kr
Skickas inom 10-15 vardagar
This book provides novel theoretical foundations and experimental demonstrations of Spiking Neural Networks (SNNs) in tasks such as radar gesture recognition for IoT devices and autonomous drone navigation using a fusion of retina-inspired event-based camera and radar sensing.
Neuromorphic Solutions for Sensor Fusion and Continual Learning Systems
Applications in Drone Navigation and Radar Sensing
Häftad, Engelska, 2025
1 182 kr
Skickas inom 10-15 vardagar
This book provides novel theoretical foundations and experimental demonstrations of Spiking Neural Networks (SNNs) in tasks such as radar gesture recognition for IoT devices and autonomous drone navigation using a fusion of retina-inspired event-based camera and radar sensing. The authors describe important new findings about the Spike-Timing-Dependent Plasticity (STDP) learning rule, which is widely believed to be one of the key learning mechanisms taking place in the brain. Readers will be enabled to create novel classes of edge AI and robotics applications, using highly energy- and area-efficient SNNs
1 182 kr
Skickas inom 10-15 vardagar
Modern computing engines—CPUs, GPUs, and NPUs—require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes.The first part of the book utilizes a bottom-up design-technology co-optimization (DTCO) approach, employing a dedicated PPA simulation framework to evaluate and identify the most promising strategies for SRAM bitcell scaling. It offers a comprehensive examination of SRAM bitcell scaling beyond 1 nm node, outlining a structured research cycle that includes identifying scaling bottlenecks, developing cutting-edge architectures with complementary field-effect transistor (CFET) technology, and addressing challenges such as process integration and routing complexities. Additionally, this book introduces a novel write margin methodology to better address the risks of write failures in resistance-dominated nodes. This methodology accounts for time-dependent parasitic bitline effects and incorporates timing setup of write-assist techniques to prevent underestimating the yield loss.In the second part, the focus shifts to a top-down DTCO approach due to the diminishing returns of bitcell scaling beyond 5 Å node at the macro level. As technology scales, increasing resistance and capacitance (RC) lead designers to adopt smaller subarray sizes to reduce effective RC and enhance subarray-level PPA. However, this approach can result in increased inter-subarray interconnect overhead, potentially offsetting macro-level improvements. This book examines the effects of various subarray sizes on macro-level PPA and finds that larger subarrays can significantly reduce interconnect overhead and improve the energy-delay-area product (EDAP) of SRAM macro. The introduction of the active interconnect (AIC) concept enables the use of larger subarray sizes, while integrating carbon nanotube FET as back-end-of-line compatible devices results in macro-level EDAP improvements of up to 65% when transitioning from standard subarrays to AIC divided subarrays. These findings highlight the future trajectory of SRAM subarray design in deeply scaled nodes.
Workload Dependent Mitigation Approaches for Performance Variability
Ensuring Timing Guarantees of Integrated Circuits
Inbunden, Engelska, 2025
1 182 kr
Skickas inom 10-15 vardagar
The authors describe the use of design-time profiling information to reduce the uncertainties in future execution time calculation at run time, thereby offering the best option for minimizing system costs while reducing missed deadlines.
1 073 kr
Skickas inom 10-15 vardagar
This book describes scalable and near-optimal, processor-level design space exploration (DSE) methodologies. The authors present design methodologies for data storage and processing in real-time, cost-sensitive data-dominated embedded systems. Readers will be enabled to reduce time-to-market, while satisfying system requirements for performance, area, and energy consumption, thereby minimizing the overall cost of the final design.
541 kr
Skickas inom 10-15 vardagar
This book provides a systematic and unified methodology, including basic principles and reusable processes, for dynamic memory management (DMM) in embedded systems. The authors describe in detail how to design and optimize the use of dynamic memory in modern, multimedia and network applications, targeting the latest generation of portable embedded systems, such as smartphones. Coverage includes a variety of design and optimization topics in electronic design automation of DMM, from high-level software optimization to microarchitecture-level hardware support. The authors describe the design of multi-layer dynamic data structures for the final memory hierarchy layers of the target portable embedded systems and how to create a low-fragmentation, cost-efficient, dynamic memory management subsystem out of configurable components for the particular memory allocation and de-allocation patterns for each type of application. The design methodology described in this book is based on propagating constraints among design decisions from multiple abstraction levels (both hardware and software) and customizing DMM according to application-specific data access and storage behaviors.