Vyas Krishnan - Böcker

The exponential scaling in CMOS transistor sizes over the past three decades have enabled spectacular advances in integrated circuit technology, allowing the integration of more than a billion transistors in modern very large-scale integrated (VLSI) circuits. Over the last four decades, transistor scaling has followed Moore's law, and according to projections made by the International Technology Roadmap for Semiconductors (ITRS), minimum feature sizes are expected to reach 22nm by 2012. The primary drivers for transistor scaling are the associated benefits of lower system costs, improved performance, and system reliability.However, continuous device and interconnect scaling trends in deep submicron designs have created new challenges for integrated circuit designers such as increased interconnect delays due to rising parasitic resistance and capacitance of on-chip wiring, increased on-chip power densities, and performance and reliability problems posed by on-chip thermal gradients and thermal-hotspots. Thus, the major challenge is in achieving reliable, high-performance system implementations, all the way from the micro-architecture level down to the layout level. In order to realize such an implementation, a unified physical-level and high-level synthesis method becomes paramount, to ensure predictability of HLS design flows and minimize design iterations.