Yosi Ben-Asher – författare

Multicore Programming Using the ParC Language discusses the principles of practical parallel programming using shared memory on multicore machines. It uses a simple yet powerful parallel dialect of C called ParC as the basic programming language. Designed to be used in an introductory course in parallel programming and covering basic and advanced concepts of parallel programming via ParC examples, the book combines a mixture of research directions, covering issues in parallel operating systems, and compilation techniques relevant for shared memory and multicore machines.Multicore Programming Using the ParC Language provides a firm basis for the ‘delicate art’ of creating efficient parallel programs. Students can exercise parallel programming using a simulation software, which is portable on PC/Unix multicore computers, to gain experience without requiring specialist hardware. Students can also help to cement their learning by completing the great many challenging and exciting exercises which accompany each chapter.

This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.