Peter Paterson – författare
Visar alla böcker från författaren Peter Paterson. Handla med fri frakt och snabb leverans.
2 produkter
2 produkter
1 695 kr
Skickas inom 10-15 vardagar
This text covers verification strategies and methodologies for SOC verification from system level verification to the design sign-off. The topics covered include: introduction to the SOC design and verification aspects, system level verification in brief, block level verification, analog/mixed signal simulation, simulation, HW/SW Co-verification, static netlist verification, physical verification, and design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.
1 695 kr
Skickas inom 10-15 vardagar
System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application. System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter: Explanation of the objective involved in performing verification after a given design step; Features of options available; When to use a particular option; How to select an option; and Limitations of the option. This exciting new book will be of interest to all designers and test professionals.