Xinmiao Zhang – författare

Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity. VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation.The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included.More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.

As the use of wireless devices becomes widespread, so does the need for strong and secure transport protocols. Even with this intensified need for securing systems, using cryptography does not seem to be a viable solution due to difficulties in implementation. The security layers of many wireless protocols use outdated encryption algorithms, which have proven unsuitable for hardware usage, particularly with handheld devices.Summarizing key issues involved in achieving desirable performance in security implementations, Wireless Security and Cryptography: Specifications and Implementations focuses on alternative integration approaches for wireless communication security. It gives an overview of the current security layer of wireless protocols and presents the performance characteristics of implementations in both software and hardware. This resource also presents efficient and novel methods to execute security schemes in wireless protocols with high performance. It provides the state of the art research trends in implementations of wireless protocol security for current and future wireless communications.Unique in its coverage of specification and implementation concerns that include hardware design techniques, Wireless Security and Cryptography: Specifications and Implementations provides thorough coverage of wireless network security and recent research directions in the field.