Bokus

Jacek Bieganowski – författare

Visar alla böcker från författaren Jacek Bieganowski. Handla med fri frakt och snabb leverans.

3 produkter

  1. Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski - Logic Synthesis for Finite State Machines Based on Linear Chains of States, Inbunden. Tillgänglighet: Lägg i varukorg

    Logic Synthesis for Finite State Machines Based on Linear Chains of States

    Foundations, Recent Developments and Challenges

    Av Alexander Barkalov, Larysa Titarenko m. fl.

    Inbunden, 2017

    1095 kr

    Lägg i varukorg

    This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state …

  2. Jacek Bieganowski, Larysa Titarenko, Alexander Barkalov - Logic Synthesis for Finite State Machines Based on Linear Chains of States, E-bok. Tillgänglighet: Lägg i varukorg

    Logic Synthesis for Finite State Machines Based on Linear Chains of States

    Foundations, Recent Developments and Challenges

    Av Jacek Bieganowski, Larysa Titarenko m. fl.

    E-bok, 2017

    1427 kr

    Lägg i varukorg

    This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state …

  3. Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski - Logic Synthesis for Finite State Machines Based on Linear Chains of States, Häftad. Tillgänglighet: Lägg i varukorg

    Logic Synthesis for Finite State Machines Based on Linear Chains of States

    Foundations, Recent Developments and Challenges

    Av Alexander Barkalov, Larysa Titarenko m. fl.

    Häftad, 2018

    1095 kr

    Lägg i varukorg

    This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state …